


1215N SCHEMATIC Revision 1.00

BLOCK DIAGRAM


Power

- VCORE Page 80
- System Page 81
- PW_I/O_VCCP Page 82
- PW_I/O_DDR Page 83
- PW_GPU_NVDD_CORE Page 85
- Charger Page 86
- PW_+1.8VS Page 87
- Load Switch Page 91
- POWER_Latch Page 95

PAGE	Content
3	CPU(1)_DMI, PEG, FDI, CLK, MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG, RSVD, GND
7	DIM-DDR3 SO-DIMM CHANNEL A
8	DIM-DDR3 SO-DIMM CHANNEL B
9	DIM-DDR3 VREF & TERMINATION
20	PCH_IBEX(1) SATA, IHDA, RTC, LPC
21	PCH_IBEX(2)_PCIE, CLK, SMB, PEG
22	PCH_IBEX(3)_FDI, DMI, SYS PWR
27	PCH_IBEX(8)_POWER, GND
28	PCH_SPI ROM, OTH
29	CLK_ICS9LPRS427CGLFT
30	EC_KB3310QF
31	KB
42	CARD READER AU6433
44	BUG-DEBUG PORT
45	HDMI CONN
46	CRT-LVDS CONN
47	CRT-D-SUB CONN
50	FAN-THERMAL SENSOR, FAN CONN
51	XDD-SATA HDD CONN
52	USB-USB 2.0 CONN*1
53	MINI-PCIE WLAN CONN
56	LED- PWR, LED, FPC CONN
57	DSG-DISCHARGE CIRCUIT
60	DC-DC, BATT CONN
61	BT-BLUE TOOTH CONN
63	LID
65	ME_-SCREW HOLE, SMT NUT
66	RTC_DC CON
67	CMO-CMOS CAMERA
68	Board to Board CONN
69	OTH-EXPRESS GATE
70	VGA_nVIDIA_N11M-GE2_PCIE
71	VGA_nVIDIA_N11M-GE2_FB
72	VGA_nVIDIA_N11M-GE2_Display
73	VGA_nVIDIA_N11M-GE2_XTAL
74	VGA_nVIDIA_N11M-GE2_GPIO
75	GA_nVIDIA_N11M_40nm_DDR3
76	GA-Power
96	History
97	Power On Sequence
80	W_VCORE (RT8152D)
81	PW_SYSTEM (RT8205C)
82	PW_I/O_VCCP (RT8202A)
83	PW_I/O_DDR (RT8202A+uP7711)
85	PW_GPU_NVDD_CORE (RT8202A)
87	PW_+1.8VS
88	POWER_CHARGER
91	POWER_LOAD SWITCH
92	POWER_FLOWCHART
95	POWER_Latch



1bios.ru



The rising time of CPUPWRGOOD should be small than 20ns and rising edge should be monotonicity

Place Near CPU

Reference voltage.Near PVN side.

<Variant Name>

ASUS		Title : PineView_1	
ASUSTek Computer INC.		Engineer: Aries/Jesse	
Size	Project Name	1215	Rev
B			1.0
Date: Monday, May 24, 2010		Sheet 3 of 97	

7,8 M_A_A[14:0]

U0301C

M_A A0 AH19
 M_A A1 AJ18
 M_A A2 AK18
 M_A A3 AK16
 M_A A4 AJ14
 M_A A5 AH14
 M_A A6 AK14
 M_A A7 AJ12
 M_A A8 AH13
 M_A A9 AK12
 M_A A10 AK20
 M_A A11 AH12
 M_A A12 AJ11
 M_A A13 AJ24
 M_A A14 AJ10

DDR_A_MA_0
 DDR_A_MA_1
 DDR_A_MA_2
 DDR_A_MA_3
 DDR_A_MA_4
 DDR_A_MA_5
 DDR_A_MA_6
 DDR_A_MA_7
 DDR_A_MA_8
 DDR_A_MA_9
 DDR_A_MA_10
 DDR_A_MA_11
 DDR_A_MA_12
 DDR_A_MA_13
 DDR_A_MA_14

DDR_A_DQS_0
 DDR_A_DQS#_0
 DDR_A_DM_0
 DDR_A_DQ_0
 DDR_A_DQ_1
 DDR_A_DQ_2
 DDR_A_DQ_3
 DDR_A_DQ_4
 DDR_A_DQ_5
 DDR_A_DQ_6
 DDR_A_DQ_7
 DDR_A_DQS_1
 DDR_A_DQS#_1
 DDR_A_DM_1

M_A DO[3:0] 7,8
 M_A DQS[7:0] 7,8
 M_A DQS#[7:0] 7,8
 M_A_DM[7:0] 7,8

7,8 M_A_WE#
 7,8 M_A_CAS#
 7,8 M_A_RAS#

AK22
 AI22
 AK21

DDR_A_WE#
 DDR_A_CAS#
 DDR_A_RAS#

DDR_A_DQ_8
 DDR_A_DQ_9
 DDR_A_DQ_10
 DDR_A_DQ_11
 DDR_A_DQ_12
 DDR_A_DQ_13
 DDR_A_DQ_14
 DDR_A_DQ_15

AB6 M_A_DQ8
 AB7 M_A_DQ9
 AE5 M_A_DQ10
 AG5 M_A_DQ11
 AE5 M_A_DQ12
 AB5 M_A_DQ13
 AB9 M_A_DQ14
 AD6 M_A_DQ15

7,8 M_A_BS0
 7,8 M_A_BS1
 7,8 M_A_BS2

AI20
 AH20
 AK11

DDR_A_BS_0
 DDR_A_BS_1
 DDR_A_BS_2

DDR_A_DQ_16
 DDR_A_DQ_17
 DDR_A_DQ_18
 DDR_A_DQ_19
 DDR_A_DQ_20
 DDR_A_DQ_21
 DDR_A_DQ_22
 DDR_A_DQ_23

AD8 M_A_DQS2
 AD10 M_A_DQS#2
 AE8 M_A_DM2

7 M_CS#0
 7 M_CS#1
 8 M_CS#2
 8 M_CS#3

AH22
 AK25
 AJ21
 AJ25

DDR_A_CS#_0
 DDR_A_CS#_1
 DDR_A_CS#_2
 DDR_A_CS#_3

AG8 M_A_DQ16
 AG7 M_A_DQ17
 AF10 M_A_DQ18
 AF11 M_A_DQ19
 AF7 M_A_DQ20
 AF8 M_A_DQ21
 AD11 M_A_DQ22
 AE10 M_A_DQ23

AK5 M_A_DQS3
 AK3 M_A_DQS#3
 AJ3 M_A_DM3

7 M_CKE0
 7 M_CKE1
 8 M_CKE2
 8 M_CKE3

AH10
 AH9
 AK10
 AJ8

DDR_A_CKE_0
 DDR_A_CKE_1
 DDR_A_CKE_2
 DDR_A_CKE_3

AG8 M_A_DQ16
 AG7 M_A_DQ17
 AF10 M_A_DQ18
 AF11 M_A_DQ19
 AF7 M_A_DQ20
 AF8 M_A_DQ21
 AD11 M_A_DQ22
 AE10 M_A_DQ23

AK5 M_A_DQS3
 AK3 M_A_DQS#3
 AJ3 M_A_DM3

7 M_ODT0
 7 M_ODT1
 8 M_ODT2
 8 M_ODT3

AK24
 AH26
 AI24
 AK27

DDR_A_ODT_0
 DDR_A_ODT_1
 DDR_A_ODT_2
 DDR_A_ODT_3

AG8 M_A_DQ16
 AG7 M_A_DQ17
 AF10 M_A_DQ18
 AF11 M_A_DQ19
 AF7 M_A_DQ20
 AF8 M_A_DQ21
 AD11 M_A_DQ22
 AE10 M_A_DQ23

AK5 M_A_DQS3
 AK3 M_A_DQS#3
 AJ3 M_A_DM3

7 M_CLK_DDR0
 7 M_CLK_DDR#0
 7 M_CLK_DDR1
 7 M_CLK_DDR#1

AG15
 AE15
 AD13
 AC13

DDR_A_CK_0
 DDR_A_CK_0#
 DDR_A_CK_1
 DDR_A_CK_1#

AG8 M_A_DQ16
 AG7 M_A_DQ17
 AF10 M_A_DQ18
 AF11 M_A_DQ19
 AF7 M_A_DQ20
 AF8 M_A_DQ21
 AD11 M_A_DQ22
 AE10 M_A_DQ23

AK5 M_A_DQS3
 AK3 M_A_DQS#3
 AJ3 M_A_DM3




8 M_CLK_DDR3
 8 M_CLK_DDR#3
 8 M_CLK_DDR4
 8 M_CLK_DDR#4

AC15
 AD15
 AE13
 AG13

DDR_A_CK_3
 DDR_A_CK_3#
 DDR_A_CK_4
 DDR_A_CK_4#

AG8 M_A_DQ16
 AG7 M_A_DQ17
 AF10 M_A_DQ18
 AF11 M_A_DQ19
 AF7 M_A_DQ20
 AF8 M_A_DQ21
 AD11 M_A_DQ22
 AE10 M_A_DQ23



AK5 M_A_DQS3
 AK3 M_A_DQS#3
 AJ3 M_A_DM3




RSVD5
 RSVD4
 RSVD1
 RSVD2
 RSVD3
 RSVD7
 RSVD_TP4
 RSVD_TP5
 RSVD6
 DDR_A_DQS_4
 DDR_A_DQS#_4
 DDR_A_DM_4
 DDR_A_DQ_32
 DDR_A_DQ_33
 DDR_A_DQ_34
 DDR_A_DQ_35
 DDR_A_DQ_36
 DDR_A_DQ_37
 DDR_A_DQ_38
 DDR_A_DQ_39
 DDR_A_DQS_5
 DDR_A_DQS#_5
 DDR_A_DM_5
 DDR_A_DQ_40
 DDR_A_DQ_41
 DDR_A_DQ_42
 DDR_A_DQ_43
 DDR_A_DQ_44
 DDR_A_DQ_45
 DDR_A_DQ_46
 DDR_A_DQ_47
 DDR_A_DQS_6
 DDR_A_DQS#_6
 DDR_A_DM_6
 DDR_A_DQ_48
 DDR_A_DQ_49
 DDR_A_DQ_50
 DDR_A_DQ_51
 DDR_A_DQ_52
 DDR_A_DQ_53
 DDR_A_DQ_54
 DDR_A_DQ_55
 DDR_A_DQS_7
 DDR_A_DQS#_7
 DDR_A_DM_7
 DDR_A_DQ_56
 DDR_A_DQ_57
 DDR_A_DQ_58
 DDR_A_DQ_59
 DDR_A_DQ_60
 DDR_A_DQ_61
 DDR_A_DQ_62
 DDR_A_DQ_63

1bios.ru

DDC CLK&DATA need 2.2K Pull up to +3VS(Or may we can use 4.7K);connector side has pull-up resistor.





VCC = 3.5A
 VCCA = 0.08A
 VCCGFX = 1.38A
 VCCALVDS , VCCDLVDS = 0.06A
 VCCA_DMI = 0.48A
 VCCSFR_DMIIHPLL = 0.104A
 VCCA_DDR and VCCACK_DDR = 1.32A
 VCCSM and VCCCK_DDR = 2.27A
 VCCRING_EAST , VCCRING_EAST_WEST , VCC_LGI , VCCD_AB_DPL , VCCD_HMPLL = 0.33A
 VCC_GIO = 0.006A
 VCCSFR_AB_DPL , VCCACRTDAC = 0.154A


Current for PineView

<Variant Name>





ASUS		Title : PineView_3	
ASUSTek Computer INC.		Engineer: Aries/Jesse	
Size	Project Name	1215	
Custom			
Date: Monday, May 24, 2010		Sheet 6 of 97	

tbios.ru

Place near SO-DIMM_0



DDR3 DIMM 204P
12G025542044
 DDR3 DIMM 204P, 1.5V 5.2H,STD



1bios.ru





<Variant Name>

Title : DDR3 SO-DIMM_0

ASUSTek Computer INC. Engineer: **Aries/Jesse**

Size	Project Name	Rev
Custom	1215	1.2G

Date: Monday, May 24, 2010 Sheet 7 of 97




1bios.ru

		Title : DDR3 SO-DIMM_1	
ASUSTeK COMPUTER INC. NB1		Engineer: Aries/Jesse	
Size	Project Name	1215	Rev
Custom			1.00
Date: Monday, May 24, 2010	Sheet	8	of 97


12G02554204A

Default M1 →

M1: Fixed SO-DIMM VREF_DQ (Default Stuffing)
 *Option: Mount=R1801,R1802,R1803,R1804,R1809
 Unmount=M2 block, except R1810 R1811




For DDR3_VREF Command & address
 R1802,R1803 are always mount.




		Title : DDR3 Vref
ASUSTeK COMPUTER INC. NB1		Engineer: Aries/Jesse
Size B	Project Name 1215	Rev 1.00
Date: Monday, May 24, 2010		Sheet 9 of 97


1bios.ru





		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: ***	
Size	Project Name	Rev	
Custom	1215	1.00	
Date: Monday, May 24, 2010		Sheet	10 of 97

1bios.ru


		Title : NB ***	
ASUSTeK COMPUTER INC. NB1		Engineer: ***	
Size	Project Name	Rev	
Custom	1215	1.00	
Date: Monday, May 24, 2010		Sheet	11 of 97

1bios.ru




		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: ***	
Size	Project Name	Rev	
Custom	1215	1.00	
Date: Monday, May 24, 2010		Sheet 12 of 97	








(1) USB3.0 Interface trace最大線長為10cm(4 inches).
 (2) USB Interface differential trace tolerance = 0.12mm (5 mail).



從南橋找一根可以發SMI的GPI pin, PWR Plate is Main PWR.



0.3B Beta



A1	VSS1	VSS100	P14
A2	VSS2	VSS99	P11
A3	VSS3	VSS98	P9
A4	VSS4	VSS97	P7
A5	VSS5	VSS96	P4
A6	VSS6	VSS95	P2
A7	VSS7	VSS94	P1
A8	VSS8	VSS93	N13
A9	VSS9	VSS92	N9
A10	VSS10	VSS91	N7
A11	VSS11	VSS90	N3
A12	VSS12	VSS89	M13
A13	VSS13	VSS88	M12
A14	VSS14	VSS87	M11
B1	VSS15	VSS86	M10
B2	VSS16	VSS85	M9
B3	VSS17	VSS84	M7
B4	VSS18	VSS83	M5
C1	VSS19	VSS82	M6
C2	VSS20	VSS81	M4
C3	VSS21	VSS80	L12
C4	VSS22	VSS79	M3
C5	VSS23	VSS78	L11
C6	VSS24	VSS77	L7
C7	VSS25	VSS76	L6
C8	VSS26	VSS75	L4
C9	VSS27	VSS74	L4
D1	VSS28	VSS73	L3
D2	VSS29	VSS72	L2
D3	VSS30	VSS71	L1
D4	VSS31	VSS70	R14
D5	VSS32	VSS69	R13
E1	VSS33	VSS68	K4
E2	VSS34	VSS67	K3
E3	VSS35	VSS66	J13
E4	VSS36	VSS65	J12
F1	VSS37	VSS64	J11
F2	VSS38	VSS63	J9
F3	VSS39	VSS62	J8
F4	VSS40	VSS61	J6
F5	VSS41	VSS60	J3
F6	VSS42	VSS59	J4
F7	VSS43	VSS58	H12
F8	VSS44	VSS57	H9
F9	VSS45	VSS56	H8
G1	VSS46	VSS55	H7
G2	VSS47	VSS54	H6
G3	VSS48	VSS53	H6
G4	VSS49	VSS52	C13
G5	VSS50	VSS51	G12

1bios.ru

5

4

3

2

1

D

D

C

C


B

B

A

A

1bios.ru

		Title :
ASUSTeK COMPUTER INC. NB6		Engineer: ***
Size	Project Name	Rev
A	1215	1.00
Date: Monday, May 24, 2010		Sheet 14 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

1bios.ru



Title :

ASUSTeK COMPUTER INC. NB6

Engineer: ***

Size	Project Name	Rev
A	1215	1.00

Date: Monday, May 24, 2010

Sheet 15 of 97

5

4


3

2

1

1bios.ru

<Variant Name>

		Title : DDR2-SO-DIMM
ASUSTek Computer INC.		Engineer: ***
Size	Project Name	Rev
C	1215	1.2G
Date: Monday, May 24, 2010		Sheet 16 of 97

1bios.ru

		Title DDR3 SO-DIMM_1	
ASUSTeK COMPUTER INC. NBB		Engineer: ***	
Size C	Project Name 1215	Rev 1.00	
Date: Monday, May 24, 2010		Sheet	17 of 87

1bios.ru

		Title DDR3 Vref
ASUSTeK COMPUTER INC. NBS		Engineer: ***
Size C	Project Name 1215	Rev 1.00
Date: Monday, May 24, 2010		Sheet 18 of 97

5

4

3

2

1

D

D

C

C


B

B

A






A

1bios.ru

		Title : VID Controller	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size	Project Name	Rev	
Custom	1215	1.00	
Date: Monday, May 24, 2010		Sheet	19 of 97

U2001C

RSVD4	SATA0RXN
RSVD5	SATA0RXP
RSVD6	SATA0TXN
RSVD7	SATA0TXP
RSVD8	SATA1RXN
RSVD9	SATA1RXP
RSVD10	SATA1TXN
RSVD11	SATA1TXP
RSVD12	
RSVD13	
RSVD14	
RSVD15	
RSVD16	
RSVD17	
RSVD18	
RSVD19	
RSVD20	SATA_CLKN
RSVD21	SATA_CLKP
RSVD22	SATARBIA#
RSVD23	SATARBIA#
RSVD24	SATALED#
RSVD25	
RSVD26	
RSVD27	
RSVD28	A20GATE
RSVD29	A20M#
RSVD30	INTR
RSVD31	INTR
RSVD32	INTR
GPIO36	INTR





22 PCB_ID0 >> PCB_ID0

1bios.ru

		PCB IBEX(1)SATA,IHDA,RTC,LPC	
ASUSTeK COMPUTER INC. NB6		Engineer:	Aries/Jesse
Size	Project Name	Rev	
A	1215	1.00	
Date: Monday, May 24, 2010		Sheet	20 of 97

For strapping as Top-block Swap override.



STRAP1#/GPIO48 STRAP2#/GPIO17 Routing

0 1: Flash Cycles Routed to SPI
 1 0: Flash Cycles Routed to PCI
 1 1: Flash Cycles Routed to LPC


<Variant Name>

ASUS PCH IBEX(2) PCIE,CLK,SMB,PEG
Title: ASUSTek Computer INC. Engineer: Aries/Jesse

Size	Project Name	Rev
B	1215	1.0

Date: Monday, May 24, 2010 Sheet 21 of 97


1bios.ru

		1215 (4) DP.LVDS.CRT	
ASUSTeK COMPUTER INC. NBS		Engineer: ***	
Size C	Project Name 1215	Rev 1.00	
Date: Monday, May 24, 2010		Sheet	23 of 97

1bios.ru


 ECM1215S CHYRAM.USB	
ASUSTeK COMPUTER INC. NBB Engineer: ***	
Size C	Project Name 1215
Date: Monday, May 24, 2010	Rev 1.00
Sheet 24 of 97	

1bios.ru

		Title : PCH_IBEX(6)CPU,GPIO,MISC,GND	
ASUSTeK COMPUTER INC. NB6		Engineer: CH_Lin	
Size C	Project Name UL30AD	Rev. 1.00	
Date: Monday, May 24, 2010		Sheet	25 of 97

1bios.ru

		CHIPS(7)_POWER,GND	
ASUSTeK COMPUTER INC. NBS		Engineer: ***	
Size C	Project Name 1215	Rev 1.00	
Date: Monday, May 24, 2010		Sheet	26 of 87




<Variant Name>


		Title : PCH_IBEX(8)_POWER,GND	
ASUSTek Computer INC.		Engineer: Aries/Jesse	
Size	Project Name	Rev	
B	1215	1.0	
Date: Monday, May 24, 2010		Sheet 27 of 97	

PCH SPI ROM

No SPI FLASH TOOL CON




PCH



SMBUS Link device:

SPD, CLKGEN, CPU XDP, PCH XDP, VID CONTROLLER, DDRVref

EC, G780



ASUS		Title :PCH_SPI ROM,OTH	
ASUSTeK COMPUTER INC. NB6		Engineer: <i>Aries/Jesse</i>	
Size	Project Name	Rev	
Custom	1215	1.00	
Date: Monday, May 24, 2010	Sheet	28	of 97






1:Disable
0:Enable

PEREQ1:PCIEx0 & PCIex1
PEREQ2:PCIEx2 & PCIex3 & SATA
PEREQ3:PCIEx4 & PCIex5 & PCIex6

FS4	Function
H	FIXED PLL (Asynchronous)
L	PCI/PCIEX PLL(synchronize)


Component	Value	Pin	Voltage
C LAN 25M	PR 5/17	C2928 2	1 33PF/50V
C SATA_SB		C2916 2	1 10PF/50V
C SATA_SB#		C2917 2	1 10PF/50V
CLK_PCIE_USB_PCH		C2918 2	1 10PF/50V
CLK_PCIE_USB#_PCH		C2919 2	1 10PF/50V
C_LCD LVDS#		C2920 2	1 10PF/50V
C_LCD LVDS		C2921 2	1 10PF/50V
STP_PC#		C2934 2	1 10PF/50V
STP_CPU#		C2930 2	1 10PF/50V
C_PCI_SB_R		C2909 2	1 10PF/50V
FS4		C2910 2	1 10PF/50V
SDA_3A		C2931 2	1 10PF/50V
SCL_3A		C2932 2	1 10PF/50V
C_DOC_REQ		C2933 2	1 10PF/50V
C_FSLC		C2911 2	1 10PF/50V
C_48M_R	ER	C2913 2	1 33PF/50V
C LAN 25M_R	ER	C2927 2	1 10PF/50V

For RF, EMI




O_DOC1	O_DOC2	Voltage	Status
L	L	2.4-3.3V	Super
L	H	0.5-2.36V	Normal
H	*	0-0.35V	Power saving

FSLC	FSLB	FSLA	CPU(MHZ)
0	1	1	166
0	0	1	133
0	1	0	200




- 20,22 F_SERIRQ <<>
- 29 C_LPC_EC
- 20,22 O_KBRST#
- 22 O_KBC_SCI#
- 20,22 A20GATE
- 21 S_PCIRST#
- 60,88 SMB0_CLK
- 60,88 SMB0_DAT
- 46,68 O_LID_EC#
- 46,68 O_LID_EC#
- 74,88 AC_OK
- 88 BAT_IN
- 56 CHG_LED#
- 56,68 O_PWR_LED_UP
- 22 PM_PWRBTN#
- 46 G_BACKOFF#
- 22 PM_BATLOW#
- 52,68,81 VSUS_ON
- 80,82,91 CPU_VFRON
- 80,81,82,83 PM_LEVELDOWN#
- 88 CHG_EN#
- 68 OP_SD#
- 80,82,83 CPU_LEVELDOWN#
- 22 PM_SUSB#
- 22 PM_SUSC#
- 22,80 VRM_PWRGD
- 81 VSUS_PWRGD
- 56 CHG_FULL_LED#
- O_SPI_DI C3013 2 10PF/50V /
- O_SPI_CLK R C3021 2 10PF/50V /
- O_SPI_CS# C3023 2 10PF/50V /
- SPL_WP# C3001 2 10PF/50V /

Close to SB



For Keyboard Connector

J3101




FPC_CON_24P

GND

30 KSO[0..15]

30 KSI[0..7]




1bios.ru



<Variant Name>

		Title : KB
ASUSTeK COMPUTER INC		Engineer: Aries/Jesse
Size	Project Name	Rev
A	1215	1.0
Date: Monday, May 24, 2010		Sheet 31 of 97


Thermal Policy







		Title : RST_Reset Circuit	
ASUSTeK COMPUTER INC. NB4		Engineer: Aries/Jesse	
Size	Project Name		Rev
B	1215		1.0
Date: Monday, May 24, 2010		Sheet 32 of 97	



ASUS		Title : PWR_BUTTON_LED	
ASUSTEK COMPUTER INC		Engineer: Anndy_wang	
Size	Project Name		Rev
Custom	1005P_IO		1.3
Date: Monday, May 24, 2010		Sheet 33 of 97	



GND_LAN_T 上禁止加任何零件




1bios.ru


LVDS_L0P_PCH	/Optimus 1	00hm	2	RN3501A	LVDS_L0P_CON
LVDS_L0N_PCH	/Optimus 3	00hm	4	RN3501B	LVDS_L0N_CON
LVDS_L1P_PCH	/Optimus 1	00hm	2	RN3502A	LVDS_L1P_CON
LVDS_L1N_PCH	/Optimus 3	00hm	4	RN3502B	LVDS_L1N_CON
LVDS_L2P_PCH	/Optimus 1	00hm	2	RN3503A	LVDS_L2P_CON
LVDS_L2N_PCH	/Optimus 3	00hm	4	RN3503B	LVDS_L2N_CON
LVDS_LCLKP_PCH	/Optimus 1	00hm	2	RN3504A	LVDS_LCLKP_CON
LVDS_LCLKN_PCH	/Optimus 3	00hm	4	RN3504B	LVDS_LCLKN_CON

LVDS Switch


SEL=0 for A0 output (IGPU)
SEL=1 for A1 output (DGPU)




IN=0 for S1 output (IGPU)
IN=1 for S2 output (DGPU)




CRT_RED_PCH	/Optimus 1	00hm	2	RN3506A	CRT_RED
CRT_GREEN_PCH	/Optimus 3	00hm	4	RN3506B	CRT_GREEN
CRT_BLUE_PCH	/Optimus 5	00hm	6	RN3506C	CRT_BLUE
	/Optimus 7	00hm	8	RN3506D	



CRT_HSYNC_PCH	/Optimus 1	00hm	2	RN3508A	CRT_HSYNC
CRT_VSYNC_PCH	/Optimus 3	00hm	4	RN3508B	CRT_VSYNC
LCD_BACKEN_PCH	/Optimus 1	00hm	2	RN3509A	LCD_BACKEN_CON
L_VDDEN_PCH	/Optimus 3	00hm	4	RN3509B	VDDEN_CON




EDID_CLK_PCH	/Optimus 1	00hm	2	RN3507A	LVDS_EDID_CLK_C
EDID_DAT_PCH	/Optimus 3	00hm	4	RN3507B	LVDS_EDID_DAT_C
DDC_DATA_PCH	/Optimus 7	00hm	8	RN3507C	VGA_DAT
DDC_CLK_PCH	/Optimus 5	00hm	6	RN3507C	VGA_CLK



Support dGPU boot mode => Use DGPU_PWM_SELECT#










L_BKLTCTL_PCH	R3550	1	00hm	L_BKLTCTL_CON
---------------	-------	---	------	---------------




1bios.ig

ASUS		Title : Display Switch	
ASUSTeK COMPUTER INC. NBI		Engineer: Aries/Jesse	
Size	Project Name	Rev	
Custom	1215	1.01	
Date: Monday, May 24, 2010	Sheet		35 of 97


R1.7 ALC269-VB2 Issue
 PD# is internal pull-up to 5VS_AUDIO & VIH=3.3V
 Add R3602 & R3613 of PD# to make sure the PD# is higher than 3.3V when power up speaker amplifier



For VIA VT1802P
 C3627 · C3628 Change to 2.2UF/10V (P/N : 11G233322536360)




For VIA VT1802P
 C3615 Change to 0.1uF (P/N : 11G233310432340)
 C3608 may improve the audio performance









RealTek recommend change C3615 from 2.2uF to 1uF
 New project : Please use the 1uF for VREF_CODECD
 On going project : Please keep 2.2uF for VREF_CODECD
 if speaker have not S3 · S4 resume issue.

For VIA VT1802P
 R3601 Change to 5.1Kohm (P/N : 10G212510114030)





For VIA VT1802P
 Please reserve 11G232022004320 for AC2_BCLK_AUD at PCH (SB) side







Camera Module & Mic.

R4501 and R4502 depend on CMOS module support.




Int DMIC




<Variant Name>	
ASUS Title : I/O_SPK,INT MIC,CMOS	
ASUSTeK COMPUTER INC Engineer: Aries/Jesse	
Size B	Project Name 1215
Date: Monday, May 24, 2010	Rev 1.0
Sheet 38	of 97

1bios.ru

<Variant Name>

		Title : IO_USB3.0_1***
ASUSTeK COMPUTER INC		Engineer: Aries/Jesse
Size	Project Name	Rev
C	1215	1.0
Date: Monday, May 24, 2010		Sheet 39 of 97



H/W Strip

INTROMEN R4023 2.7kOhm @ USB3 AS
 SMB_B_ID R4011 2.7kOhm @
 PESEL R4012 2.7kOhm @
 PEPWRDET R4015 2.7kOhm @
 PECLKREQ# R4016 2.7kOhm @
 CSEL R4017 2.7kOhm @
 R4018 2.7kOhm @
 R4019 2.7kOhm @
 R4020 2.7kOhm @
 R4021 2.7kOhm @

INTROMEN=1; External ROM
 SWMI# connect to SB's SWMI#_input

TEST_EN R4019 2.7kOhm @ TEST_EN=0; Normal=1
 R4010 2.7kOhm @

EHCISEL# R4020 2.7kOhm @ EHCISEL=0; EHCI mode
 R4021 2.7kOhm @ connect to SB's GPIO by BIOS
 control for EHCI mode

Close to ASM1042

1.2V_S_64P
 VSUS_1V2
 +3V_U3
 VSUS_3V3

C4032 10uF@8.3V /USB3_AS
 C4012 0.1uF@16V /USB3_AS
 C4011 0.1uF@16V /USB3_AS
 C4010 0.1uF@16V /USB3_AS
 C4009 0.1uF@16V /USB3_AS
 C4008 0.1uF@16V /USB3_AS
 C4007 0.1uF@16V /USB3_AS
 C4006 0.1uF@16V /USB3_AS
 C4005 0.1uF@16V /USB3_AS
 C4004 0.1uF@16V /USB3_AS
 C4003 0.1uF@16V /USB3_AS

R4045 2 1 0Ohm /USB3_AS
 R4044 2 1 0Ohm /USB3_AS

5

4

3

2

1

D

D

C

C

B


B

A

A

1bios.ru

<Variant Name>

		Title :	
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>	
Size	Project Name	Rev	
A	UL20A	2.1	
Date: Monday, May 24, 2010		Sheet	41 of 97




5

4


3

2

1



2009/04/23 EMI Advice
Place Near U0901



SDWP: Internal Pull-up
SDCDN: Internal Pull-up
SDWP = 1 Write protect
SDWP = 0 Write-able
SDCDN = 1 No card
SDCDN = 0 Card inserted

ASUS		Title: CARD READER AU6433	
ASUSTeK COMPUTER INC		Engineer: Aries/Jesse	
Size	Project Name	Rev	
B	1215	1.0	
Date: Monday, May 24, 2010		Sheet 42 of 97	

5

4

3

2

1

D

D

C

C

B

B

A

A

1bios.ru

<Variant Name>



Title : CB EXPRESS CARD CONN

ASUSTeK COMPUTER INC

Engineer: Jerry Yu

Size	Project Name	Rev
A	UL20A	2.1

Date: Monday, May 24, 2010

Sheet 43 of 97

5

4



3

2

1

LPC DEBUG PORT

LPC Debug Port











Change Device and PCB footprint of XDP1 to nomask footprint - nomask solution

新 Layout 機種請 XDP Connector 請畫 12G161300311 (w/ 2 through holes)。






1bios.ru

<Variant Name>


		Title : BUG DEBUG PORT	
ASUSTek COMPUTER INC		Engineer: Aries/Jesse	
Size	Project Name	Rev	
Custom	1215	1.0	
Date:	Monday, May 24, 2010	Sheet	44 of 97



		Title : HDMI_CONN	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Aries/Jesse</i>	
Size B	Project Name 1215	Rev 1.00	
Date: Monday, May 24, 2010		Sheet	45 of 97



Backlight Enable Discharge





<Variant Name>

		Title : LVDS Conn	
ASUSTek Computer INC.		Engineer: <i>Aries/Jesse</i>	
Size	Project Name	Rev	
Custom	1215	1.0	
Date: Monday, May 24, 2010	Sheet	46	of 97

1bios.ru

PLACE ESD Diodes near connector



35 VGA_DAT
35 VGA_CLK

1bios.ru

5

4

3

2

1

D

D

C

C

B


B

A

A

1bios.ru

<Variant Name>

		Title :
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>
Size	Project Name	Rev
A	UL20A	2.1
Date: <i>Monday, May 24, 2010</i>		Sheet 48 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B


B

A

A

1bios.ru

<Variant Name>

		Title :
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>
Size	Project Name	Rev
A	UL20A	2.1
Date: <i>Monday, May 24, 2010</i>		Sheet 49 of 97

5


4

3

2

1


SATA HDD





1bios.ru

<Variant Name>


		Title: XDD SATA HDD CONN	
ASUSTeK COMPUTER INC		Engineer: <i>Aries/Jesse</i>	
Size A	Project Name 1215	Rev 1.0	
Date: Monday, May 24, 2010		Sheet 51 of 97	




USB : MB




Co-layout for EMI




INPUT					OUTPUT	
OE#	MS	PE#	SB#	SEL	INT	D+/D-
0	0	X	0	0	H1-2	Short
0	1	0	0	X	H	Auto





ER



1bios.ru



2009/04/20
Change to 12G03010052P



<Variant Name>



ASUS Title: **MINI-PCIE WLAN CONN**

ASUSTeK COMPUTER INC Engineer: **Aries/Jesse**



Size	Project Name	Rev
Custom	1215	1.0

Date: Monday, May 24, 2010 Sheet 53 of 97



PWR SW




0510 revised hole



For POWER ON LED





0312 update LED to 0603
 0406 add LED*3 (anderson)
 0513 change white LED





1bios.ru

		Title : PWR_BUTTON_LED	
ASUSTEK COMPUTER INC		Engineer: <i>Shangyu/Anderson</i>	
Size A	Project Name VX6_PWR_BTN	Rev 1.3	
Date: <i>Monday, May 24, 2010</i>		Sheet 54 of 97	

PWR SW




For POWER ON LED




1bios.ru

		Title :PWR_BUTTON_LED	
ASUSTEK COMPUTER INC		Engineer: <i>Anndy_wang</i>	
Size A	Project Name 1005P_IO		Rev 1.3
Date: <i>Monday, May 24, 2010</i>		Sheet <i>55</i> of <i>97</i>	


Touch-Pad Conn. Right/Left SW.




For IDE/FLASH LED




Charge LED




For WLAN LED






PWR LED




6/30 EMI near BTN



6/22 for ESD






<Variant Name>



		Title : Discharge	
ASUSTek Computer INC.		Engineer: Aries/Jesse	
Size	Project Name	Rev	
Custom	1215	1.0	
Date: Monday, May 24, 2010		Sheet 57 of 97	

Touch-Pad Conn. Right/Left SW.





For IDE/FLASH LED

For WLAN LED




6/30 EMI near BTN



6/22 for ESD




PWR LED




Charge LED




0510 change to white light



0406 mirror vertically (anderson)
0510 mirror vertically for positive/negative line



0510 revised hole



5

4

3

2

1

D

D

C

C

B


B

A

A

1bios.ru

<Variant Name>

		Title :
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>
Size	Project Name	Rev
A	UL20A	2.1
Date: <i>Monday, May 24, 2010</i>		Sheet 59 of 97

5


4

3

2

1

Battery Connector





PR 5/12

Recommend max 47PF,
for BQ20Z90 rising time spec.

Total count: 11 pcs

- 081111 -> 090604:
 1. Change D6005 from DF5A6.8FU to IP4223-CZ6 for cost down and integration.

BLUETOOTH CONNECTOR



		Title : Blue Tooth
ASUSTeK COMPUTER INC		Engineer: Aries/Jesse
Size Custom	Project Name 1215	Rev 1.0
Date: Monday, May 24, 2010		Sheet 61 of 97

5

4

3

2

1

D

D

C

C

B


B

A

A

1bios.ru

<Variant Name>

		Title : TPM
ASUSTeK COMPUTER INC		Engineer: Jerry Yu
Size	Project Name	Rev
A	UL20A	2.1
Date: Monday, May 24, 2010		Sheet 62 of 97

5



4

3


2

1

Express gate



<Variant Name>		Title :	
ASUSTeK COMPUTER INC		Engineer: Shangyu/Anderson	
Size	Project Name	Rev	
B	VX6_EXP	1.0	
Date: Monday, May 24, 2010		Sheet	63 of 97






<Variant Name>

		Title : EMI_CAP
ASUSTeK COMPUTER INC		Engineer: Aries/Jesse
Size	Project Name	Rev
B	1215	1.0
Date: Monday, May 24, 2010		Sheet 64 of 97

DC Jack



Current setting=6A
Depend on the current
of the adaptor.








Close to DAU_CON

1bios.ru




















<Variant Name>

ASUS		Title : B TO B CONN	
ASUSTeK COMPUTER INC		Engineer: <i>Arie/Jesse</i>	
Size	Project Name	Rev	
B	1215	1.0	
Date: Monday, May 24, 2010		Sheet 68 of 97	



<Variant Name>		
CMO CMOS CAMERA		
ASUS		Title :
ASUSTeK COMPUTER INC		Engineer: Aries/Jesse
Size	Project Name	Rev
B	1215	1.0
Date: Monday, May 24, 2010		Sheet 69 of 97





1bios.ru






<Variant Name>

ASUS Title : VGA_nVIDIA_N11M-GE2_FB

ASUSTek COMPUTER INC Engineer: Arles/Jesse




Size	Project Name	Rev
Custom	1215	1.0

Date: Monday, May 24, 2010 Sheet 71 of 97





GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	NVGENM
1	IN	N/A	HDMI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	HIGH	NVVDD VID 0
6	OUT	HIGH	NVVDD VID 1
7	OUT	HIGH	FBVDD VID 0
8	IN/OUT	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	HIGH	FBVREF SELECT
11	OUT	HIGH	SLI SYNCO
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL 0
14	OUT	HIGH	PS CONTROL 1



MCP_CORE_VID0	MCP_CORE_VID1	+0.89VS
L	L	0.848V
H	L	0.896V
H	H	0.945V
L	H	0.896V



<Variant Name>		ASUS Title : VGA-Power	
ASUSTeK COMPUTER INC		Engineer: Aries/Jesse	
Size	Project Name	Rev	
B	1215	2.1	
Date: Monday, May 24, 2010	Sheet	76	of 97

5

4

3

2

1

D

D

C

C

B


B

A

A

1bios.ru

<Variant Name>

		Title :
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>
Size A	Project Name UL20A	Rev 2.1
Date: Monday, May 24, 2010		Sheet 77 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B


B

A

A

1bios.ru

<Variant Name>

		Title :
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>
Size A	Project Name UL20A	Rev 2.1
Date: Monday, May 24, 2010		Sheet 78 of 97

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B


B

A

A

1bios.ru

<Variant Name>

		Title :
ASUSTeK COMPUTER INC		Engineer: <i>Jerry Yu</i>
Size A	Project Name UL20A	Rev 2.1
Date: Monday, May 24, 2010		Sheet 79 of 97


5

4

3

2

1




+Vcore / 6A
OCP=9.74A

- Power stage**
- IP Current:**
 $I_{in} = V_o / I_o (0.75 * V_{in}) = 1.89 A$
 - Ripple Current:**
 Ripple=3A
 - Ripple Voltage:**
 Ripple=Ripple*ESR=13.5mV
 - Dynamic:**
 $I_{peak}=8.5A$
 $ESR=5mohm$
 $V=40mV$
 - Inductor Spec:**
 $I_{sat}=14 A$
 $I_{dc}=8 A$
 $DCR=18 mohm(type) / 20 mohm(max)$
 - MOSFET Spec:**
 H-side and L-side MOSFET:RJK0355
 $R_{ds(on)}=11.8mOhm (V_{gs}=4.5V)$
 $I_{cont}=30A (T=25)$
 $I_{peak}=120A (Pause<10us)$
 $T_d(on)=6.9nS$

- Controller**
- Voltage & Current:**
 $+V_{core}=1.2V/8.5A$
 - Frequency:**
 $T_{on}=399nS$
 $R_{ton}=150kohm$
 $F_{sw}=300KHZ$
 - OCP:**
 $DCR * I_{max} * PR235 / (PR232 + PR235) = 125mV$
 $I_{max}=16A$
 - On time:**
 $T_{on} = T_{sw} * (V_{fb} + 0.075) / V_{in} = 354ns$
 - Load Line:**
 $R_{cs} = R2 / (R1 + R2) * R_{dcr} = 5mohm$

1bios.ru

+5VSUS / +3VSUS POWER SUPPLY



Power stage

+5VSUS:	+3VSUS:
1. I/P Current: $I_{in} = V_o / I_o (0.75 \cdot V_{in}) = 2.96A$	1. I/P Current: $I_{in} = V_o / I_o (0.75 \cdot V_{in}) = 1.96A$
2. Ripple Current: $I_{rip} = 2.61A$	2. Ripple Current: $I_{rip} = 1.55A$
3. Ripple Voltage: $ESR/1 = 15m\Omega$ $V = 39.15mV$	3. Ripple Voltage: $ESR/1 = 15m\Omega$ $V = 23.5mV$
4. Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36m\Omega$	4. Inductor Spec: $I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36m\Omega$
5. MOSFET Spec: H-side MOSFET: FDMC8884	5. MOSFET Spec: L-side MOSFET: FDMC8884
$R_{ds(ON)} = 30m\Omega$ ($V_{gs} = 4.5V$) $I_{cont} = 9A$ ($T = 25^\circ C$) $I_{peak} = 15A$ (Pause = 10 us)	$R_{ds(ON)} = 30m\Omega$ ($V_{gs} = 4.5V$) $I_{cont} = 9A$ ($T = 25^\circ C$) $I_{peak} = 15A$ (Pause = 10 us)


Controller

+5VSUS:	+3VSUS:
1. Voltage & Current: +5VSUS: 5V / 4A	1. Voltage & Current: +3VSUS: 3.3V / 4A
2. Frequency: $F = 300KHZ$	2. Frequency: $F = 375KHZ$
3. OCP: Set PR8106=357 Kohm $I_{ocp} = 5uA \cdot R_{ocp} / 10 \cdot R_{ds(on)}$ $I_{ocp} = 6A$	3. OCP: Set PR8113=357Kohm $I_{ocp} = 5uA \cdot R_{ocp} / 10 \cdot R_{ds(on)}$ $I_{ocp} = 6A$
4. Soft start time: The Soft Start duration is 2ms	4. Inrush Current: $C_{total} = 100 uF$ $I_{inrush} = C \cdot V_{out} / SS_time$ $I_{inrush} = 0.25 A$
5. Inrush Current: $C_{total} = 100 uF$ $I_{inrush} = C \cdot V_{out} / SS_time$ $I_{inrush} = 0.165 A$	

Hi : Vout = 5.003V
Low : Vout = 4.860V

Hi : Vout = 3.306V
Low : Vout = 3.152V

PM_LEVELDOWN#	VSUS_ON	+5VSYS
L	L	5.241V
L	H	4.860V
H	H	5.003V
H	L	N/A



Power +5VSUS&+3VSUS&+12VSUS

ASUS Title: **River_Hm**


ASUSTek Computer INC. Engineer: **River_Hm**

Size: Custom Project Name: **1200** Rev: 1.2G

Date: Monday, May 24, 2010 Sheet: 81 of 97

1bios.ru

+VCCP



Controller

+VTT_CPU:

- Voltage & Current:**
+VTT_CPU: 1.05V / 15A
- Frequency:**
F=330KHZ
- OCP:**
Set PR8207=4.99 Kohm
Iocp=Rocp*20uA/Rds(on)
Iocp=26A
- Soft start time:**
The SS duration is 1.35ms
- Inrush Current:**
C total = 440 uF
I inrush=C*Vout/SS_time
I inrush= 0.342 A


Power stage

+VTT_CPU:

- IP Current:**
Iin=Vo'Io/(0.75*Vin)=2.33A
- Ripple Current:**
Irip=5.36A
- Ripple Voltage:**
ESR/2=7.5mohm
Vripple=40.26mV
- Inductor Spec:**
Isat=40A
Idc=25A
DCR=1.6mohm
- MOSFET Spec:**
H-side MOSFET: RJK0355DPA
Rds(ON)=16.5mohm (Vgs=4.5 V)
I cont = 30A (T =25 °C)
I peak =120 A (Pause =10 us)
L-side MOSFET: RJK0353DPA
Rds(ON)=7.6mohm (Vgs=4.5 V)
I cont = 35A (T =25 °C)
I peak =140 A (Pause =10 us)

PM_LEVELDOWN#	CPU_LEVELDOWN	CPU_LEVELDOWN#	Voltage	Status
L	L	H	0.953V	Power Saving
H	L	H	1.054V	Normal
H	H	L	N/A	Performance
L	H	L	N/A	N/A

+1.8V & +0.9VS POWER SUPPLY



PM_LEVELDOWN#	CPU_LEVELDOWN	Voltage
L	L	1.464V
H	L	1.502V
H	H	1.552V
L	H	1.514V

Power stage

DDR III:

- I/P Current:
 $I_{in} = V_o' / I_o (0.75 \cdot V_{in}) = 2.22A$
- Ripple Current:
 $I_{rip} = 4.62A$
- Ripple Voltage:
 $ESR / I = 15m\Omega$
 $V = 69.3mV$
- Inductor Spec:
 $I_{sat} = 12.7A$
 $I_{dc} = 9.5A$
 $DCR = 8.5m\Omega$
- MOSFET Spec:
H-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)
- L-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)

Controller

DDR III:


- Voltage & Current:
 $+1.5V: 1.5V / 10A$
- Frequency:
 $F = 300KHZ$
- OCP:
Set $R_{8302} = 12K\Omega$
 $I_{ocp} = R_{ocp} \cdot 20uA / R_{ds(on)}$
 $I_{ocp} = 14.3A$
- Soft start time:
The Soft Start duration is 1.35ms
- Inrush Current:
 $C_{total} = 220uF$
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.244A$

1. Voltage & Current:
 $+0.75V: 0.75V / 1A$


1bios.ru

1bios.ru

-Variant Name-

		Title : +1.8V & VTTDDR
ASUSTek Computer INC.		Engineer: River_Hsm
Size	Project Name	Rev
C	1005P	1.2G
Date: Monday, May 24, 2010		Sheet 84 of 97

GPU NVDD POWER SUPPLY



Power stage

NVDD:

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.11A$
- Ripple Current:**
 $I_{rip} = 7.59A$
- Ripple Voltage:**
 $ESR/2 = 7.5m\Omega$
 $V = 56.925mV$
- Inductor Spec:**
 $I_{sat} = 26A$
 $I_{dc} = 17.5A$
 $DCR = 4.2m\Omega$
- MOSFET Spec:**
H-side MOSFET: **RJK0355DPA**
Rds(ON)=16.5mohm (Vgs=4.5 V)
I cont = 30A (T=25 °C)
I peak =120 A (Pause=10 us)
L-side MOSFET: **RJK0353DPA**
Rds(ON)=7.6mohm (Vgs=4.5 V)
I cont = 35A (T=25 °C)
I peak =140 A (Pause=10 us)

Controller

NVDD:

- Voltage & Current:**
+NVDD: 0.95V / 15A
- Frequency:**
F=253KHZ
- OCp:**
Set R8504=7.5 Kohm
 $I_{ocp} = R_{ocp} \cdot 20uA / R_{ds(on)}$
 $I_{ocp} = 20A$
- Soft start time:**
The Soft Start duration is 1.35ms
- Inrush Current:**
C total = 440 uF
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.310 A$

MCP_CORE_VID0	MCP_CORE_VID1	+0.89VS
L	L	0.848V
H	L	0.896V
H	H	0.945V
L	H	0.896V


-Variant Name-

ASUS Title: **POWER_I/O_NVDD**
ASUSTek COMPUTER INC. NBI Engineer: **Matt_Wang**


Size	Project Name	Rev
Custom	Design_IP	1.0
Date: Monday, May 24, 2010	Sheet	85 of 97

1bios.ru

<Variant Name>		
		Title : POWER_VGFX_CORE
<OrigName>		Engineer: Mang_Wang
Size	Project Name	Rev
Custom	Design_IP	1.0
Date: Monday, May 24, 2010		Sheet 88 of 87





Dual_layout BOM_table	OPTIONAL CHOICE	Voltage (NEC=1.05V;ASM=1.2V)
NEC (Normal)	/NEC_1.2VS/AS_1.2VS	NEC PR8702 6.2K 10G212620114030 --> 1.048V
NEC (SUS)	/NEC_1.2VSUS	NEC PR8706 6.2K 10G212620114030 --> 1.048V
ASM1042 (Normal)	/NEC_1.2VS/AS_1.2VS /AS_1.2VS_ALL NORMAL	Asmedia PR8702 10K 10G212100214030 --> 1.200V
ASM1042 (Normal +SUS)	/NEC_1.2VS/AS_1.2VS /NEC_1.2VSUS	Asmedia PR8702 10K 10G212100214030 --> 1.200V Asmedia PR8706 10K 10G212100214030 --> 1.200V



Dual_layout BOM_table	BOM(USB interface)	BOM(PCIe interface)	BOM(XTL interface)	BOM(SPI interface)
ASM only (USB3.0) (USB2.0)	C4045, C4046, C4026, C4027, C4059, C4061, C4062, C4063, C4064, C4065, C4066, C4067, RN4012A, RN4012B	R4038, R4039, R4040, R4041, C4042, C4043	X4002 (20MHZ, 07G010012000), @C4036, C4037 (22pF, 11G232022004030), C4051, R4032, @C4052	R4053, R4054, R4055, R4056, R4028/ R4029 (4.7K, 10G212472004030), C4003, U4007
NEC only (USB3.0) (USB2.0)	C1328, C1329, C1331, C1332, C1333, C1334, C1335, C1336, C1337, C1338, C1339, C1340, RN4012A, RN4012B	R1318, R1319, R1320, R1321, C1325, C1326	X4002 (24MHZ, 11G232027004070), C4036, C4037 (12pF, 11G232012004320), @C4051, R1317, @R1315, @R1316	R1324, R1325, R1326, R1327, R4028 (8.2K, 10G212822004030), R4029 (39.2K, 10G212392214031), C4003, U4007
PCH only (USB2.0)	RN4013A, RN4013B			
ASM+PCH (USB3.0) (USB2.0)	C4045, C4046, C4026, C4027, C4059, C4061, C4062, C4063, C4064, C4065, C4066, C4067, RN4012A, RN4012B, RN4013A, RN4013B	R4038, R4039, R4040, R4041, C4042, C4043		
NEC+PCH (USB3.0) (USB2.0)	C1328, C1329, C1331, C1332, C1333, C1334, C1335, C1336, C1337, C1338, C1339, C1340, RN4012A, RN4012B, RN4013A, RN4013B	R1318, R1319, R1320, R1321, C1325, C1326		

<Variant Name>

ASUS		Title : N/A	
ASUSTek COMPUTER INC. NB		Engineer: Aaron_Lin	
Size	Project Name	Rev	
Custom	UL20A	1.0	
Date: Monday, May 24, 2010	Sheet	87	of 87



VREF = 5.0V
 Fosc(KHz) = 17000 / RT (KOhm)
 = 17000 / 33K = 515K

Soft start: ts(s) = 0.13 * CS (uF)
 = 0.13 * 0.1 =


Adaptor Max. Current :
 56W (19V/65W)


ACIN Threshold = 1.25V
 Adaptor > 16.08V, System Powered by Adaptor
 Adaptor < 16.08V, System Powered by Battery

Battery Charging Voltage :
 Vadj3 > 4.1V ==> Vbat = 4.2V /cell
 2.2V > Vadj3 > 1.1V ==> Vbat = 2 * Vadj3

Battery Charging Current :
 4.4V > Vadj2 >= 0V ==>
 Ichg =


Max Adaptor Current Limit :
 Ilimit_current = (Vadj1 - 0.075) / (25 * Rs)
 Vadj1 = 5 * (90.9) / (294 + 90.9) = 1.181V
 Ilimit_current = (1.181 - 0.075) / (25 * 15m) = 2.94A
 19V * 2.94A = 55.86W







+3V_PL

For Power Latch



Power Latch table :

BAT	A/D_DOCK_IN		Mode
1	X	BAT /X	Latch
0	1	ADP, BAT	Out
0	0	ADP /X	Latch



30 PWR_SW_EC#



68 PWR_SW#

+3VA

30 EPX_GATE_EC#


69 EPX_GATE_SW#

V1.3




ADP_IN

V1.2 For ADP power latch






BAT_IN

V1.2




ASUS Title : <Title>
 ASUSTeK COMPUTER INC. Engineer: CH/Fred
 Size Project Name UL80VT Rev 3.12
 Date: Monday, May 24, 2010 Sheet 89 of 97

SUSB_PWR POWER



<Variant Name>

ASUS		Title: POWER_LOAD SWITCH	
ASUSTeK COMPUTER INC. NB		Engineer: Matt_Wang	
Size B	Project Name Design_IP	Rev 1.0	
Date: Monday, May 24, 2010		Sheet 91 of 97	



1bios.ru

1bios.ru

PEGATRON Title : POWER_HISTORY		
BU2-Power Div-Power Dept.2 Engineer: Ian_Chang		
Size C	Project Name UL80VT	Rev 3.12
Date: Monday, May 24, 2010		Sheet 93 of 97

1bios.ru

<<Variant Name>>


		Title 10.89V5&&+3V5&&+5V5	
ASUSTek Computer INC.		Engineer: <i>River_Hsu</i>	
Size	Project Name		Rev
Custom	1005BT		1.00
Date: <i>Monday, May 24, 2010</i>		Sheet	94 of 97

1bios.ru



		Title : POWER_PROTECT
ASUSTeK COMPUTER INC. NBS		Engineer: CH_Lin
Size C	Project Name UL30AD	Rev 1.00
Date: Monday, May 24, 2010		Sheet 95 of 97

3/29 Update to DDR3_Shangyu
 3/29 Add J5501 POWER Button/LED Conn._Shangyu
 3/29 Add J6901 Express Gate Button Conn._Shangyu
 3/30 Add J5602 T/P Conn._Shangyu
 3/30 Switch Express Gate & Wifi Button._Shangyu
 3/31 Change CPU DDR3 Voltage_Shangyu
 3/31 Change Discharge DDR3 Voltage_Shangyu
 3/31 Add TP 00hm_Shangyu
 4/6 Add DC Jack
 5/11 P.04 DDR3_PWROK chang to DDR_PWRGD_Kaiyu
 5/11 P.91 P_+1.8VS_EN_10 control change to CPU_VRON_Kaiyu
 5/12 P.46 add +3VS_LCD discharge_Kaiyu
 5/12 P.67 BToB Pin 15,16 change to Pin 42,43_Kaiyu
 5/12 P.68 BToB Pin 15,16 change to Pin 42,43_Kaiyu
 5/12 P.46 C4626 change to 0.luF_Kaiyu
 5/12 P.60 EMI ESD check Pass D6005 change optional to @_Kaiyu
 5/12 P.37 EMI ESD +/-2K Pass D3702/D3703 change optional to @_Kaiyu
 5/12 P.81 EMI ESD +/-2K Pass D3702/D3703 change optional to @_Kaiyu
 5/13 P.29 C_LAN_25M_R add 8.2K ohm pull Hi_Kaiyu
 5/14 P.47 D4702 change optional to @_Kaiyu
 5/17 P.29 C_LAN_25M add 33p for EMI_Kaiyu
 5/17 P.29 R2932change to 47ohm for EMI_Kaiyu
 5/17 P.22 RN2209 change to 47ohm*4 for EMI_Kaiyu
 5/17 P.22 C2201 22pF change to 10pF for EMI_Kaiyu
 5/17 P.38 MIC_CLK_R add 33P to GND for EMI_Kaiyu
 5/17 P.38 MIC_DATA_R add 33P to GND for EMI_Kaiyu
 5/17 P.69 J6901 pin3 change conn. to GND_Kaiyu
 5/17 Power Modify BOM
 P81 : PR8106 change to 374K 0402 1%
 PR8113 change to 374K 0402 1%
 P83 : Del PR8305 PJP8300 PC8316
 PR8301 change to 22K 0402 1%
 PR8302 change to 20K 0402 1%
 PR8311 change to 300K 0402 1%
 PR8316 change to @
 P85 : PR8501 change to 12K 0402 1%
 PR8506 change to 100-OHM 0402 1%
 5/17 P.61 all part optional change to @_Kaiyu
 5/18 P.67 BToB Pin 15,16 & 42,43 Swap(change back)_Kaiyu
 5/18 P.68 BToB Pin 15,16 & 42,43 Swap(change back)_Kaiyu
 5/18 P.52 add R5254 pullhi to +3Vsus for BIOS detect_Kaiyu
 5/18 P.50 SWAP RN5001A & add RN5001B for Layout Request_Kaiyu
 IO 5/19 P.40 U6903,U6903 Change to 06G030099010 for NB design ip_Kaiyu
 IO 5/19 P.33 L3302 Change to 09G028473401 for cost down_Kaiyu
 IO 5/19 P.33 U3_PPON1,U3_PPON2 pull 100K to VSUS_3V3_Kaiyu
 5/19 P.70 L7001 change PN to 09G013120103_Kaiyu
 5/19 P.91 PC9120 optional change to @_Kaiyu

1bios.ru

		Title : HISTORY	
ASUSTeK COMPUTER INC.		Engineer: Max Iln	
Size Custom	Project Name UL80VT		Rev 3.12
Date: Monday, May 24, 2010		Sheet 96	of 97

EC_RSMRST#
 For Adapter Mode: (1) -> (2) -> (3) -> (4) -> (5) -> ...
 For Battery Mode: (1) -> (2) -> (3) -> (4) -> (4a) -> (4b) -> (5) -> ...



1bios.ru